Home
Explore Uedu
Student Console
Register as Member/Login
Research Informed Consent Center
問卷中心
Teacher Console
Course Setup
Support & Messages
Uptime Data

UeduGPTs

--

Jupyters

0

Local AI

--

CISOSE26 本地 AI UG26
中原大學 AQI 46 29°C PM2.5 10

AI Reply Desktop Notifications

Show a desktop notification when the AI TA finishes replying

Chat Message Notifications

Notify me when classmates post messages in the forum

Sound notification

Play an alert sound whenever there is a new notification

Uedu Open / Introductory Digital Systems Laboratory
6.111

Introductory Digital Systems Laboratory

Prof. Anantha Chandrakasan | Spring 2006
Data Science, Analytics & Computer Technology Software Design and Engineering Computer Science Engineering Electrical Engineering Computer Design and Engineering Digital Systems Electronics
前往原始課程
CC BY-NC-SA 4.0
課程簡介
6.111 is reputed to be one of the most demanding classes at MIT, exhausting many students’ time and creativity. The course covers digital design topics such as digital logic, sequential building blocks, finite-state machines, FPGAs, timing and synchronization. The semester begins with lectures and problem sets, to introduce fundamental topics before students embark on lab assignments and ultimately, a digital design project. The students design and implement a final digital project of their choice, in areas such as games, music, digital filters, wireless communications, video, and graphics. The course relies on extensive use of Verilog® for describing and implementing digital logic designs on state-of-the-art FPGA.
Course Information
SourceMIT 開放式課程
科系Electrical Engineering and Computer Science
LanguageEnglish
影片數0
課程影片 (0)
此課程尚無影片資料
前往原始課程頁面查看